mirror of
https://github.com/vim/vim.git
synced 2026-02-22 07:04:36 +02:00
10f5573672
A covergroup start with the "covergroup" keyword and ends with the "endgroup" keyword. "group" is not even a reserved keyword in systemverilog. Reference: https://www.chipverify.com/systemverilog/systemverilog-covergroup-coverpoint#covergroup https://github.com/MikePopoloski/slang/blob/master/docs/grammar.md#covergroup_declaration closes: #19393 Signed-off-by: TG <tarik.graba@telecom-paris.fr> Signed-off-by: Christian Brabandt <cb@256bit.org>
46 lines
1.3 KiB
VimL
46 lines
1.3 KiB
VimL
" Vim filetype plugin file
|
|
" Language: SystemVerilog
|
|
" Maintainer: kocha <kocha.lsifrontend@gmail.com>
|
|
" Last Change: 07-May-2021
|
|
" 2026 Feb 13 by Vim project: correct matchit covergroup block #19394
|
|
|
|
if exists("b:did_ftplugin")
|
|
finish
|
|
endif
|
|
|
|
" Behaves just like Verilog
|
|
runtime! ftplugin/verilog.vim
|
|
|
|
let s:cpo_save = &cpo
|
|
set cpo&vim
|
|
|
|
" Add SystemVerilog keywords for matchit plugin.
|
|
if exists("loaded_matchit")
|
|
let b:match_words =
|
|
\ '\<begin\>:\<end\>,' .
|
|
\ '\<case\>\|\<casex\>\|\<casez\>:\<endcase\>,' .
|
|
\ '\<module\>:\<endmodule\>,' .
|
|
\ '\<if\>:`\@<!\<else\>,' .
|
|
\ '\<function\>:\<endfunction\>,' .
|
|
\ '`ifn\?def\>:`elsif\>:`else\>:`endif\>,' .
|
|
\ '\<task\>:\<endtask\>,' .
|
|
\ '\<specify\>:\<endspecify\>,' .
|
|
\ '\<config\>:\<endconfig\>,' .
|
|
\ '\<generate\>:\<endgenerate\>,' .
|
|
\ '\<fork\>:\<join\>\|\<join_any\>\|\<join_none\>,' .
|
|
\ '\<primitive\>:\<endprimitive\>,' .
|
|
\ '\<table\>:\<endtable\>,' .
|
|
\ '\<checker\>:\<endchecker\>,' .
|
|
\ '\<class\>:\<endclass\>,' .
|
|
\ '\<clocking\>:\<endclocking\>,' .
|
|
\ '\<covergroup\>:\<endgroup\>,' .
|
|
\ '\<interface\>:\<endinterface\>,' .
|
|
\ '\<package\>:\<endpackage\>,' .
|
|
\ '\<program\>:\<endprogram\>,' .
|
|
\ '\<property\>:\<endproperty\>,' .
|
|
\ '\<sequence\>:\<endsequence\>'
|
|
endif
|
|
|
|
let &cpo = s:cpo_save
|
|
unlet s:cpo_save
|